



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/696,117	10/25/2000	Satoshi Kitagawa	83670	4414
24628	7590	08/12/2004	EXAMINER	
WELSH & KATZ, LTD 120 S RIVERSIDE PLAZA 22ND FLOOR CHICAGO, IL 60606			CAPUTO, LISA M	
			ART UNIT	PAPER NUMBER
			2876	

DATE MAILED: 08/12/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/696,117

Applicant(s)

KITAGAWA, SATOSHI

Examiner

Lisa M Caputo

Art Unit

2876

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 08 December 2003.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 3-6, 13-23 and 26 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 3-6, 13-23, and 26 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|-----------------------------------------------------------------------------------------|-----------------------------------------------------------------------------|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Amendment

1. Receipt is acknowledged of the amendment filed 8 December 2003.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 3-6, 13-23, and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Huang et al. (U.S. Patent No. 6,312,876, from hereinafter "Huang") in view of Yano et al. (U.S. Patent No. 6,268,641, from hereinafter "Yano") and Oishi et al. (U.S. Patent No. 6,004,405, from hereinafter "Oishi").

Huang teaches a method for placing an identifying mark on a semiconductor wafer. Huang discloses that the wafer marking tool of this invention uses a fiber optic bundle and an associated optical system to illuminate a photoresist in a pattern for an identifying character. Preferably, a switchable light source is provided for each fiber. These light sources are selectively switched on or off to form a pattern for a character. (In the specific description later, the letter "T" is used as an example.)

A layer of a resist is formed on the wafer and is exposed to the light pattern created by the marking tool. The resist is then developed and the wafer is etched in the pattern of the resist to form an arrangement of small holes that

Art Unit: 2876

trace the character. The holes are about 100 microns in diameter and about 1 micron deep. The individual dots are too small to be seen, but the character is large enough to be read by operating personnel and by conventional machines for this purpose. The character will ordinarily be etched during an etching step that is performed for wafer manufacture, and etching the character does not interfere with a simultaneous etch that takes place for manufacturing the wafer. The wafer resist is exposed separately for the identifying mark because the mark is unique to a single wafer. During wafer manufacturing, a wafer etching step is commonly performed several times as a multi-layered structure is formed on the silicon substrate, and the wafer identifier mark becomes obscured by these process steps. Depositing metal on the wafer particularly obscures the mark. The etch step can be repeated without affecting the other steps of the manufacturing process (see col 1 line 46 to col 2 line 10).

FIG. 1 shows part of a wafer 12 that is conventionally circular except for a notch 14 in its edge 13. Notch 14 is a mark for orienting the wafer (as in a carrier as recited in claim 26 of the instant application). Commonly, a wafer identifying character 15 is located near the notch, and the drawing shows the single letter, "T" formed in this region. From a more general standpoint, a set of one or more identifying characters 15 is formed in a suitable region 16 of wafer 12 and this region may be associated with a wafer orienting mark 14. FIG. 2 shows the "T" of FIG. 1 as part of a matrix of circles that represent the light emitting ends of optical fibers. The darkened circles that form the letter "T" represent fibers that are carrying light and the clear circles form the background of the character T

Art Unit: 2876

and represent the positions of fibers that are not carrying light in this example, as recited in claims 21-22. In this example, the resist is removed where it has been exposed to light carried by the fibers. Similarly, the light sources can be controlled to form the complement of the pattern of FIG. 1 if the resist is removed in the regions that are not exposed to light. Bundle 20 is in the form of an eight by eight orthogonal array of optical fibers. The art of forming characters with such an array is well known from the familiar use of dot arrays for characters on a computer display and in some printers. Any suitable array can be used. As character 15 is represented in FIGS. 1 and 2, the vertical stem and the horizontal cap of the T are each formed by a double row of dots 18. From a more general standpoint, the outline of the letter is filled with dots. The dots represent circular holes formed in the wafer, but the term "dots" is used here in this description because this terminology will be familiar from other dot matrix characters such as a computer display and a dot matrix printer. The letter "T" in this example is a human readable character but from a more general standpoint it is part of the character set that is customarily used for identifying wafers. The letter T is representative of a variety of characters, such as letters and numerals, that are human readable. Other symbols such as a bar code can be formed by the process that will be described later. Ordinarily the wafer identifier will be formed as a block of several characters in order to track a large number of wafers (see Figure 2, col 2, lines 47 to col 3 line 17). The dots 18 are larger than many features created using photoresist, and they can be formed as part of a conventional etch process that is performed primarily for producing devices on

Art Unit: 2876

the wafer and only secondarily used for producing the wafer identifying characters. Ordinarily, other regions of the resist, not represented in the drawing, will be exposed according to a desired pattern that is independent of dots 18.

Exposed regions 42, 43 of the photoresist layer 36 are removed when the photoresist is developed, and remaining regions 44 of layer 36 mask the underlying regions of the wafer. The wafer surface is etched in any suitable way, as established for the accompanying step of the wafer manufacturing process.

FIG. 5 shows the wafer 12 of FIG. 4 after the etch step. Holes 45 and 46 form two of the dots of the characters illustrated in FIGS. 1, 2 and 3. A dot 45, 46 is about 100 microns in diameter and about 1 micron deep. Thus, a dot is too small to be resolved by the human eye. A character (15 in FIG. 1) is preferably of a size to be human readable and the characters are readable by machines constructed for this purpose. A typical wafer mark has about 13 characters and is about 13 millimeters in length. The tool of FIG. 4 exposes the resist for a single character at a time, but it illustrates all of the features of a tool for producing the entire character block with one exposure (see Figure 4B, col 4 lines 36-64).

In essence, Huang teaches a method for identifying a wafer during its manufacture, comprising the following steps, etching the wafer a first time in a pattern of small dots that trace a character, the character being human readable but an individual dot being smaller than a human can see, forming a multi-layer structure above the wafer and thereby obscuring the identifying character, and then etching the wafer a subsequent time in the pattern to reestablish the readability of the character.

Art Unit: 2876

Regarding claims 3-4 and 26, Huang fails to teach that a first mark is formed at another location spaced apart from the second mark.

Yano teaches a semiconductor wafer having identification indication and method of manufacturing the same. Yano discloses that FIG. 18 is a plan view of the semiconductor wafer surface with the engraving formed thereon. FIG. 19 is an enlarged cross-sectional view of a part of the engraved portion. If the engraving is formed on the surface of the semiconductor wafer 104 by the laser beam radiation, actually not only the groove but also a bump (uplift) 202 is formed in the engraved portion as shown in FIG. 19. Due to the bump 202, the homogeneity of the flatness is deteriorated in the subsequent CMP treatment. That is, since an abrading pad (not illustrated) of an abrading device cannot or hardly makes contact with the rear part of the semiconductor wafer 104 at the time of contacting and abrading the bump 202 of the engraved portion due to the height of the bump 202, an under polish is generated on the semiconductor wafer surface portion in the vicinity of the bump 202. Furthermore, when attaching such a wafer with a bump on a stage in a stepper, the bump portion of the wafer rises so that the light beam cannot be focused well in the lithography. FIG. 20 is a side view of the semiconductor wafer 104 where the identification indication 16 is formed by engraving the rear surface of the semiconductor wafer 104 by the laser beam radiation. The rear surface of the semiconductor is, however, applied with the wrapping treatment (backside grinding) preceding the packaging, and thus by the wrapping treatment, the wafer 104 (such as a silicon substrate) usually having about 725 μm thickness becomes thinner to about 300 μm

Art Unit: 2876

thickness. By the wrapping treatment, the identification indication 16 by engraving is completely eliminated without remaining until the cutting and separating process of the wafer 104 into chips.

As heretofore mentioned, in the case the identification indication 16 is formed on the surface of the wafer, the outline of the engraving on the semiconductor wafer surface disappears or becomes unclear by the subsequent processes on the wafer surface for forming a semiconductor circuit so that it becomes difficult to read the identification indication 16. On the other hand, in the case the identification indication 16 is formed on the rear side of the wafer, the identification indication 16 by engraving completely disappears by the wrapping treatment of the wafer rear surface preceding the packaging and thus it is impossible to read the identification indication 16 (see Figures 18-20, col 2, lines 10-51). In order to solve the above-mentioned problems, an object of the present invention is to provide a semiconductor wafer having an identification indication capable of maintaining the identification indication formed by engraving in a clearly recognizable state until the wafer is cut and separated into chips without having the identification indication for identifying the wafer disappear or become unclear even after the treatment process on the wafer surface for forming a semiconductor circuit, or even after the treatment process after the wrapping treatment process on the wafer rear surface, and a method of manufacturing a semiconductor wafer having an identification indication. In order to achieve the above-mentioned object, in the present invention, the identification indication for identifying the semiconductor wafer is formed on a selected side surface portion

Art Unit: 2876

of the semiconductor wafer to remain after performing the semiconductor wafer abrading treatment from the rear side for making the semiconductor wafer thinner.

The present invention is to provide a semiconductor wafer having a semiconductor wafer identification indication on a selected side surface portion of the semiconductor wafer to remain after performing the semiconductor wafer abrading treatment from the rear side for making the semiconductor wafer thinner. The side surface of the semiconductor wafer may have a slant face portion elongating from the front surface, a slant face portion elongating from the rear surface, and a peripheral surface portion between the slant face portion elongating from the front surface and the slant face portion elongating from the rear surface, and the selected side surface portion may be the slant face portion elongating from the front surface. The side surface of the semiconductor wafer may have a slant face portion elongating from the front surface, a slant face portion elongating from the rear surface, and a peripheral surface portion between the slant face portion elongating from the front surface and the slant face portion elongating from the rear surface, and the selected side surface portion may be a portion at the side close to the slant face portion elongating from the front surface. The identification indication may be an engraving formed on the selected side surface portion of the semiconductor wafer. The engraving may be formed by the laser beam radiation to the selected side surface portion of the semiconductor wafer. The identification indication may include an indication readily recognized visibly. The identification indication readily recognized visibly

Art Unit: 2876

may include a numeral, a mark, and the like. The identification indication may include an indication readily recognized optically. The identification indication may include an identification indication readily recognized by a laser beam. The indication readily recognized optically or by a laser beam may include a bar code...Additional objects and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The objects and advantages of the invention may be realized and obtained by means of the instrumentalities and combinations particularly pointed out in the appended claims (see col 2 line 54 to col 4 line 19).

FIGS. 1 and 2 show a side surface 14 of a wafer 12 of a first embodiment of the present invention. FIGS. 1 and 2 show an indication 16 (identification indication) for identifying the wafer 12 formed on a selected portion (selected side surface portion) 18 of the wafer side surface 14 in the front and the side, respectively. The wafer 12 is applied with an independent identification indication 16 for identifying the semiconductor wafer 12 before the semiconductor circuit forming treatment. The identification indication 16 is formed by engraving the semiconductor wafer 12 by the laser beam radiation so as to be recognized by the outline of the engraving. The identification indication 16 includes a combination of bar codes appropriate for reading optically and numerals and alphabets appropriate for reading visibly (The bar code will inevitably consist of two or more similar marks and will be readable by a single optical scanner. These barcodes and alphabet marks can be employed as identical content, or in

Art Unit: 2876

another embodiment, both markings can be the same in order to provide uniformity as recited in claim 26 of the instant application). Unlike conventional technology, the indication is not formed on the front surface or the rear surface of the semiconductor wafer 12 as in the first embodiment, but on the selected side surface portion 18 of the semiconductor wafer 12 by engraving by the laser beam radiation in this invention as shown in FIGS. 1 and 2. Various treatment processes are conducted for forming the semiconductor circuit in each chip area on the surface of the semiconductor wafer 12 with the identification indication 16 formed thereon. The treatment processes include abrading or flattening processes such as an oxide film formation process, a metal film formation process, a heating process, a resist application process, a piercing process, a lithography process, an ion injection process, a CMP, and the like. In the case the identification indication 16 defined by the engraving outline is formed on the surface of the semiconductor wafer 12 in the conventional technology, the outline of the identification indication 16, that is, the engraving disappears or becomes unclear by the treatment processes so that it cannot be recognized. Moreover, a wrapping treatment is applied on the semiconductor wafer 12 from the rear surface preceding the packaging. By the wrapping treatment, the wafer 12 is thinned from, in general, about 725 μm to about 300 μm . That is, the wafer 12 becomes thinner. By the wrapping treatment, in the case the identification indication 16 is formed on the rear surface of the semiconductor wafer 12 as in the conventional technology, the identification indication 16 completely disappears. However, unlike the conventional technology, since the identification

Art Unit: 2876

indication 16 is not formed on the front surface or the rear surface of the semiconductor wafer 12, but on the side surface 14 of the semiconductor wafer 12 as shown in FIGS. 1 and 2 (the first embodiment) in the present invention. More specifically, the identification indication 16 is formed on the selected side surface portion 18 of the semiconductor wafer 12. Since the identification indication 16 is formed on the side surface 14 of the semiconductor wafer 12, even if various treatment processes are repeatedly conducted for forming a semiconductor circuit in each chip area on the wafer 12 surface as in the conventional technology, the identification indication 16, that is, the engraving cannot disappear or become unclear by the treatment processes. Moreover, the engraving formed on the selected side surface portion 18 of the side surface 14 of the semiconductor wafer 12 cannot disappear or become unclear by the wrapping treatment on the rear surface of the semiconductor wafer 12. Accordingly, since the identification indication 16 is formed on the side surface 14 of the semiconductor wafer 12 as shown in FIGS. 1 and 2 but not on the front surface or the rear surface of the semiconductor wafer 12, the identification indication 16 formed on the side surface 14 of the semiconductor wafer 12 cannot disappear or become unclear but can be maintained so as to be recognizable clearly even if various treatment processes are repeatedly conducted for forming a semiconductor circuit in each chip area on the wafer 12 surface as in the conventional technology, or by the wrapping treatment on the rear surface of the semiconductor wafer 12. Accordingly, the identification indication 16 by engraving can be maintained to be recognized sufficiently clearly

Art Unit: 2876

until the process where the wafer 12 is cut into chips. The identification indication 16 is preferably engraved by a laser beam radiation as in the conventional technology (see Figures 1-2, col 5 line 62 to col 7 line 4). In essence, Yano teaches a method to be able to identify a wafer through manufacturing processes.

In view of the teaching of Yano, it would have been obvious to one of ordinary skill in the art at the time the invention was made to employ a second mark which has identical content and is in identical format at a spaced apart location to ensure that at least one of the marks was still available to read to replace the original mark should it be partially-effaced during manufacture. This is favorable because then the wafer could be able to be checked via two means of identification. In addition, the entire wafer would be utilized for identification purposes so that if an anomaly should occur and one of the identification markings does become unattainable, there are identification marks on different parts of the body of the semiconductor wafer, increasing the chances for a readable mark.

Further regarding claim 26, Huang as modified by Yano fails to teach that the marks are formed on the interior wall of a notch of the semiconductor wafers and that these interior marks are read by an optical reader.

Oishi teaches a wafer having a laser mark on a chamfered edge. Oishi discloses that a wafer 1 has a chamfered edge 2 (that forms a notch) that includes a mark 3 for indication of a crystal orientation and a mark 4 in the form

Art Unit: 2876

of a barcode for identification of the wafer. These marks 3,4 put on the chamfered edge 2 can be read by naked eyes or an optical reader (see Figures 1a,b, col 1 line 65 to col 2 line 53).

In view of the teaching of Oishi, it would have been obvious to one of ordinary skill in the art at the time the invention was made to affix a mark in the interior wall surface of the notch because the notch is a somewhat protected area of the semiconductor wafer and hence the mark would be protected as well. It is favorable to have multiple marks at different places on the wafer so that the chance for having a readable mark after processing is increased.

Regarding claims 5-6, 13, and 17-22, Huang teaches that a layer of a resist is formed on the wafer and is exposed to the light pattern created by the marking tool. The resist is then developed and the wafer is etched in the pattern of the resist to form an arrangement of small holes that trace the character. The holes are about 100 microns in diameter and about 1 micron deep. The individual dots are too small to be seen, but the character is large enough to be read by operating personnel and by conventional machines for this purpose (see col 1, lines 53-62). Huang teaches holes about 100 microns in diameter and about 1 micron deep, which is along the same order as 1 to 13 micrometers. In addition, Huang teaches that during wafer manufacturing, a wafer etching step is commonly performed several times as a multi-layered structure is formed on the silicon substrate, and the wafer identifier mark becomes obscured by these process steps. Depositing metal on the wafer particularly obscures the mark. The

etch step can be repeated without affecting the other steps of the manufacturing process (see col 2 line 4 to col 2 line 10). During the wafer manufacturing the different steps comprise different speeds.

Further, regarding claims 14-23, Huang teaches that the letter "T" in this example is a human readable character but from a more general standpoint it is part of the character set that is customarily used for identifying wafers. The letter T is representative of a variety of characters, such as letters and numerals, that are human readable. Other symbols such as a bar code can be formed by the process that will be described later. Ordinarily the wafer identifier will be formed as a block of several characters in order to track a large number of wafers (see Figure 2, col 3 line 8 to col 3 line 17). The bar code will inevitably consist of two or more similar marks (in a single direction as recited in claim 23) and is readable by a single optical reading machine. In addition, Huang teaches that during wafer manufacturing, a wafer etching step is commonly performed several times as a multi-layered structure is formed on the silicon substrate, and the wafer identifier mark becomes obscured by these process steps. Depositing metal on the wafer particularly obscures the mark. The etch step can be repeated without affecting the other steps of the manufacturing process (see col 2 line 4 to col 2 line 10). During the wafer manufacturing the different steps comprise different speeds.

Regarding claims 14-23, Huang as modified by Yano and Oishi fails to teach that marks are provided on the front and reverse sides of the wafer (in

Art Unit: 2876

different placement combinations) and that a third mark is read simultaneously with the other two marks.

However, Yano does disclose a conventional process where that FIG. 18 is a plan view of the semiconductor wafer surface with the engraving formed thereon. FIG. 19 is an enlarged cross-sectional view of a part of the engraved portion. If the engraving is formed on the surface of the semiconductor wafer 104 by the laser beam radiation, actually not only the groove but also a bump (uplift) 202 is formed in the engraved portion as shown in FIG. 19. Due to the bump 202, the homogeneity of the flatness is deteriorated in the subsequent CMP treatment. That is, since an abrading pad (not illustrated) of an abrading device cannot or hardly makes contact with the rear part of the semiconductor wafer 104 at the time of contacting and abrading the bump 202 of the engraved portion due to the height of the bump 202, an under polish is generated on the semiconductor wafer surface portion in the vicinity of the bump 202. Furthermore, when attaching such a wafer with a bump on a stage in a stepper, the bump portion of the wafer rises so that the light beam cannot be focused well in the lithography. FIG. 20 is a side view of the semiconductor wafer 104 where the identification indication 16 is formed by engraving the rear surface of the semiconductor wafer 104 by the laser beam radiation. The rear surface of the semiconductor is, however, applied with the wrapping treatment (backside grinding) preceding the packaging, and thus by the wrapping treatment, the wafer 104 (such as a silicon substrate) usually having about 725 μm thickness becomes thinner to about 300 μm thickness. By the wrapping treatment, the identification indication 16 by

Art Unit: 2876

engraving is completely eliminated without remaining until the cutting and separating process of the wafer 104 into chips (see Figures 18-20, col 2 lines 10-39).

In view of the teaching of Yano, it would have been obvious to one of ordinary skill in the art at the time the invention was made to employ the marks on different sides of the wafer to ensure that at least one of the marks was still available to read (and not in the part that was effaced). This is favorable because then the wafer could be able to be checked via two means of identification. In addition, the entire wafer would be utilized for identification purposes so that if an anomaly should occur and one of the identification markings does become unattainable, there are identification marks on different parts of the body of the semiconductor wafer, increasing the chances for a readable mark. Hence, it is favorable to have a plurality of marks (two or three or more) in order to have a comprehensive identification system.

Response to Arguments

3. Applicant's arguments with respect to claims 1-26 have been considered but are moot in view of the new ground(s) of rejection.
4. Examiner appreciates applicant's arguments and has provided new prior art in the form of Oishi in order to overcome the limitations of the new and existing claims. See 35 U.S.C. 103 rejections above.

Conclusion

5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to ***Lisa M. Caputo*** whose telephone number is **(571) 272-2388**. The examiner can normally be reached between the hours of 8:30AM to 5:00PM Monday through Friday. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael G. Lee can be reached at **(571) 272-2398**. The fax phone number for this Group is (703) 872-9306.

Art Unit: 2876


Communications via Internet e-mail regarding this application, other than those under 35 U.S.C. 132 or which otherwise require a signature, may be used by the applicant and should be addressed to [lisa.caputo@uspto.gov].

All Internet e-mail communications will be made of record in the application file. PTO employees do not engage in Internet communications where there exists a possibility that sensitive information could be identified or exchanged unless the record includes a properly signed express waiver of the confidentiality requirements of 35 U.S.C. 122. This is more clearly set forth in the Interim Internet Usage Policy published in the Official Gazette of the Patent and Trademark on February 25, 1997 at 1195 OG 89.



LMC

August 6, 2004



**THIEN M. LE
PRIMARY EXAMINER**